aboutsummaryrefslogtreecommitdiffstats
path: root/common/recipes-kernel/linux/linux-yocto-4.14.71/4944-drm-amdgpu-vi-fix-mixed-up-state-in-smu-clockgating-.patch
diff options
context:
space:
mode:
Diffstat (limited to 'common/recipes-kernel/linux/linux-yocto-4.14.71/4944-drm-amdgpu-vi-fix-mixed-up-state-in-smu-clockgating-.patch')
-rw-r--r--common/recipes-kernel/linux/linux-yocto-4.14.71/4944-drm-amdgpu-vi-fix-mixed-up-state-in-smu-clockgating-.patch64
1 files changed, 64 insertions, 0 deletions
diff --git a/common/recipes-kernel/linux/linux-yocto-4.14.71/4944-drm-amdgpu-vi-fix-mixed-up-state-in-smu-clockgating-.patch b/common/recipes-kernel/linux/linux-yocto-4.14.71/4944-drm-amdgpu-vi-fix-mixed-up-state-in-smu-clockgating-.patch
new file mode 100644
index 00000000..c8de8604
--- /dev/null
+++ b/common/recipes-kernel/linux/linux-yocto-4.14.71/4944-drm-amdgpu-vi-fix-mixed-up-state-in-smu-clockgating-.patch
@@ -0,0 +1,64 @@
+From f177c8ae29a3162bd9622a1ff05a5beef43a6b41 Mon Sep 17 00:00:00 2001
+From: Alex Deucher <alexander.deucher@amd.com>
+Date: Tue, 10 Jul 2018 16:51:22 -0500
+Subject: [PATCH 4944/5725] drm/amdgpu/vi: fix mixed up state in smu
+ clockgating setup
+
+Use the PP_STATE_SUPPORT_* rather than AMD_CG_SUPPORT_*
+when communicating with the SMU.
+
+Reviewed-by: Huang Rui <ray.huang@amd.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/vi.c | 12 ++++++------
+ 1 file changed, 6 insertions(+), 6 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/vi.c b/drivers/gpu/drm/amd/amdgpu/vi.c
+index a791b04..6789cc2 100644
+--- a/drivers/gpu/drm/amd/amdgpu/vi.c
++++ b/drivers/gpu/drm/amd/amdgpu/vi.c
+@@ -1367,11 +1367,11 @@ static int vi_common_set_clockgating_state_by_smu(void *handle,
+
+ if (adev->cg_flags & (AMD_CG_SUPPORT_MC_LS | AMD_CG_SUPPORT_MC_MGCG)) {
+ if (adev->cg_flags & AMD_CG_SUPPORT_MC_LS) {
+- pp_support_state = AMD_CG_SUPPORT_MC_LS;
++ pp_support_state = PP_STATE_SUPPORT_LS;
+ pp_state = PP_STATE_LS;
+ }
+ if (adev->cg_flags & AMD_CG_SUPPORT_MC_MGCG) {
+- pp_support_state |= AMD_CG_SUPPORT_MC_MGCG;
++ pp_support_state |= PP_STATE_SUPPORT_CG;
+ pp_state |= PP_STATE_CG;
+ }
+ if (state == AMD_CG_STATE_UNGATE)
+@@ -1386,11 +1386,11 @@ static int vi_common_set_clockgating_state_by_smu(void *handle,
+
+ if (adev->cg_flags & (AMD_CG_SUPPORT_SDMA_LS | AMD_CG_SUPPORT_SDMA_MGCG)) {
+ if (adev->cg_flags & AMD_CG_SUPPORT_SDMA_LS) {
+- pp_support_state = AMD_CG_SUPPORT_SDMA_LS;
++ pp_support_state = PP_STATE_SUPPORT_LS;
+ pp_state = PP_STATE_LS;
+ }
+ if (adev->cg_flags & AMD_CG_SUPPORT_SDMA_MGCG) {
+- pp_support_state |= AMD_CG_SUPPORT_SDMA_MGCG;
++ pp_support_state |= PP_STATE_SUPPORT_CG;
+ pp_state |= PP_STATE_CG;
+ }
+ if (state == AMD_CG_STATE_UNGATE)
+@@ -1405,11 +1405,11 @@ static int vi_common_set_clockgating_state_by_smu(void *handle,
+
+ if (adev->cg_flags & (AMD_CG_SUPPORT_HDP_LS | AMD_CG_SUPPORT_HDP_MGCG)) {
+ if (adev->cg_flags & AMD_CG_SUPPORT_HDP_LS) {
+- pp_support_state = AMD_CG_SUPPORT_HDP_LS;
++ pp_support_state = PP_STATE_SUPPORT_LS;
+ pp_state = PP_STATE_LS;
+ }
+ if (adev->cg_flags & AMD_CG_SUPPORT_HDP_MGCG) {
+- pp_support_state |= AMD_CG_SUPPORT_HDP_MGCG;
++ pp_support_state |= PP_STATE_SUPPORT_CG;
+ pp_state |= PP_STATE_CG;
+ }
+ if (state == AMD_CG_STATE_UNGATE)
+--
+2.7.4
+