aboutsummaryrefslogtreecommitdiffstats
path: root/common/recipes-kernel/linux/linux-yocto-4.14.71/4871-drm-amdgpu-move-cache-window-setup-after-power-and-c.patch
diff options
context:
space:
mode:
Diffstat (limited to 'common/recipes-kernel/linux/linux-yocto-4.14.71/4871-drm-amdgpu-move-cache-window-setup-after-power-and-c.patch')
-rw-r--r--common/recipes-kernel/linux/linux-yocto-4.14.71/4871-drm-amdgpu-move-cache-window-setup-after-power-and-c.patch41
1 files changed, 41 insertions, 0 deletions
diff --git a/common/recipes-kernel/linux/linux-yocto-4.14.71/4871-drm-amdgpu-move-cache-window-setup-after-power-and-c.patch b/common/recipes-kernel/linux/linux-yocto-4.14.71/4871-drm-amdgpu-move-cache-window-setup-after-power-and-c.patch
new file mode 100644
index 00000000..6d682dd0
--- /dev/null
+++ b/common/recipes-kernel/linux/linux-yocto-4.14.71/4871-drm-amdgpu-move-cache-window-setup-after-power-and-c.patch
@@ -0,0 +1,41 @@
+From 8817360ddd6eb4aba2b9faab3121085c8341c99c Mon Sep 17 00:00:00 2001
+From: Leo Liu <leo.liu@amd.com>
+Date: Wed, 4 Jul 2018 13:43:38 -0400
+Subject: [PATCH 4871/5725] drm/amdgpu: move cache window setup after power and
+ clock resume
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+To make register read/write reliable
+
+Signed-off-by: Leo Liu <leo.liu@amd.com>
+Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
+Reviewed-by: Christian König <christian.koenig@amd.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c | 4 ++--
+ 1 file changed, 2 insertions(+), 2 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c b/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c
+index 5b219e6..7bca18b 100644
+--- a/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c
++++ b/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c
+@@ -622,12 +622,12 @@ static int vcn_v1_0_start(struct amdgpu_device *adev)
+ /* disable byte swapping */
+ lmi_swap_cntl = 0;
+
+- vcn_v1_0_mc_resume(adev);
+-
+ vcn_1_0_disable_static_power_gating(adev);
+ /* disable clock gating */
+ vcn_v1_0_disable_clock_gating(adev);
+
++ vcn_v1_0_mc_resume(adev);
++
+ /* disable interupt */
+ WREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_MASTINT_EN), 0,
+ ~UVD_MASTINT_EN__VCPU_EN_MASK);
+--
+2.7.4
+