aboutsummaryrefslogtreecommitdiffstats
path: root/common/recipes-kernel/linux/linux-yocto-4.14.71/4397-drm-amdgpu-gmc9-Add-vega20-support.patch
diff options
context:
space:
mode:
Diffstat (limited to 'common/recipes-kernel/linux/linux-yocto-4.14.71/4397-drm-amdgpu-gmc9-Add-vega20-support.patch')
-rw-r--r--common/recipes-kernel/linux/linux-yocto-4.14.71/4397-drm-amdgpu-gmc9-Add-vega20-support.patch44
1 files changed, 44 insertions, 0 deletions
diff --git a/common/recipes-kernel/linux/linux-yocto-4.14.71/4397-drm-amdgpu-gmc9-Add-vega20-support.patch b/common/recipes-kernel/linux/linux-yocto-4.14.71/4397-drm-amdgpu-gmc9-Add-vega20-support.patch
new file mode 100644
index 00000000..53610e09
--- /dev/null
+++ b/common/recipes-kernel/linux/linux-yocto-4.14.71/4397-drm-amdgpu-gmc9-Add-vega20-support.patch
@@ -0,0 +1,44 @@
+From 3c321188cc395acd23a68638bc5361e3354fdf87 Mon Sep 17 00:00:00 2001
+From: Feifei Xu <Feifei.Xu@amd.com>
+Date: Fri, 20 Apr 2018 13:56:43 +0800
+Subject: [PATCH 4397/5725] drm/amdgpu/gmc9: Add vega20 support
+
+Signed-off-by: Feifei Xu <Feifei.Xu@amd.com>
+Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
+Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c | 3 +++
+ 1 file changed, 3 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c b/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
+index 3c0a0c3..1f3249b 100644
+--- a/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
++++ b/drivers/gpu/drm/amd/amdgpu/gmc_v9_0.c
+@@ -752,6 +752,7 @@ static int gmc_v9_0_mc_init(struct amdgpu_device *adev)
+ switch (adev->asic_type) {
+ case CHIP_VEGA10: /* all engines support GPUVM */
+ case CHIP_VEGA12: /* all engines support GPUVM */
++ case CHIP_VEGA20:
+ default:
+ adev->gmc.gart_size = 512ULL << 20;
+ break;
+@@ -857,6 +858,7 @@ static int gmc_v9_0_sw_init(void *handle)
+ break;
+ case CHIP_VEGA10:
+ case CHIP_VEGA12:
++ case CHIP_VEGA20:
+ /*
+ * To fulfill 4-level page support,
+ * vm size is 256TB (48bit), maximum size of Vega10,
+@@ -973,6 +975,7 @@ static void gmc_v9_0_init_golden_registers(struct amdgpu_device *adev)
+
+ switch (adev->asic_type) {
+ case CHIP_VEGA10:
++ case CHIP_VEGA20:
+ soc15_program_register_sequence(adev,
+ golden_settings_mmhub_1_0_0,
+ ARRAY_SIZE(golden_settings_mmhub_1_0_0));
+--
+2.7.4
+