aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/overlays/spi2-2cs-overlay.dts
blob: 642678fc9ddd5f1b5f3e3548ccff36166564562d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
/dts-v1/;
/plugin/;


/ {
	compatible = "brcm,bcm2835";

	fragment@0 {
		target = <&gpio>;
		__overlay__ {
			spi2_pins: spi2_pins {
				brcm,pins = <40 41 42>;
				brcm,function = <3>; /* alt4 */
			};

			spi2_cs_pins: spi2_cs_pins {
				brcm,pins = <43 44>;
				brcm,function = <1>; /* output */
			};
		};
	};

	fragment@1 {
		target = <&spi2>;
		frag1: __overlay__ {
			/* needed to avoid dtc warning */
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&spi2_pins &spi2_cs_pins>;
			cs-gpios = <&gpio 43 1>, <&gpio 44 1>;
			status = "okay";

			spidev2_0: spidev@0 {
				compatible = "spidev";
				reg = <0>;      /* CE0 */
				#address-cells = <1>;
				#size-cells = <0>;
				spi-max-frequency = <125000000>;
				status = "okay";
			};

			spidev2_1: spidev@1 {
				compatible = "spidev";
				reg = <1>;      /* CE1 */
				#address-cells = <1>;
				#size-cells = <0>;
				spi-max-frequency = <125000000>;
				status = "okay";
			};
		};
	};

	fragment@2 {
		target = <&aux>;
		__overlay__ {
			status = "okay";
		};
	};

	__overrides__ {
		cs0_pin  = <&spi2_cs_pins>,"brcm,pins:0",
			   <&frag1>,"cs-gpios:4";
		cs1_pin  = <&spi2_cs_pins>,"brcm,pins:4",
			   <&frag1>,"cs-gpios:16";
		cs0_spidev = <&spidev2_0>,"status";
		cs1_spidev = <&spidev2_1>,"status";
	};
};