aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/media/platform/xilinx
AgeCommit message (Expand)Author
2019-07-04v4l: xilinx: m2m: Fix buftype for s_selection ioctlSatish Kumar Nagireddy
2019-07-04v4l: xilinx: vip: Add YUV444 12bit and 16bit formatsSatish Kumar Nagireddy
2019-07-04v4l: xilinx: vip: Fix stride calculationSatish Kumar Nagireddy
2019-07-04v4l: xilinx: scd: Don't mark channel as disabled in .s_stream(0)Laurent Pinchart
2019-07-04v4l: xilinx: scd: Rewrite core start/stop and interrupt handlingLaurent Pinchart
2019-07-04v4l: xilinx: scd: Cleanup the xscd_dma_chan structureLaurent Pinchart
2019-07-04v4l: xilinx: scd: Clean up #include statementsLaurent Pinchart
2019-07-04v4l: xilinx: scd: Inline the xscd_dma_alloc_tx_descriptor() functionLaurent Pinchart
2019-07-04v4l: xilinx: scd: Allocate all channels in one goLaurent Pinchart
2019-07-04v4l: xilinx: scd: Initialize DMA channels in xilinx-scenechange-dma.cLaurent Pinchart
2019-07-04v4l: xilinx: scd: Request IRQ after completing initializationLaurent Pinchart
2019-07-04v4l: xilinx: scd: Store channel registers address in iomem fieldLaurent Pinchart
2019-07-04v4l: xilinx: scd: Allocate pads array staticallyLaurent Pinchart
2019-07-04v4l: xilinx: scd: Refactor the xscd_device structureLaurent Pinchart
2019-07-04v4l: xilinx: scd: Compile all SCD source files in a single moduleLaurent Pinchart
2019-07-04v4l: xilinx: scd: Merge the main and DMA IRQ handlersLaurent Pinchart
2019-07-04v4l: xilinx: scd: Cleanup the DMA engine at remove() timeLaurent Pinchart
2019-07-04v4l: xilinx: scd: Merge the DMA support in the main SCD driverLaurent Pinchart
2019-07-04v4l: xilinx: scd: Merge the main and V4L2 IRQ handlersLaurent Pinchart
2019-07-04v4l: xilinx: scd: Merge the V4L2 support in the main SCD driverLaurent Pinchart
2019-07-04v4l: xilinx: scd: Reorder structure definitionsLaurent Pinchart
2019-07-04v4l: xilinx: scd: Make local functions staticLaurent Pinchart
2019-07-04v4l: xilinx: scd: Consolidate structure definitionsLaurent Pinchart
2019-07-04v4l: xilinx: scd: Consolidate register definitionsLaurent Pinchart
2019-07-04v4l: xilinx: sdirxss: Fix the media bus formats to 10bpc typeVishal Sagar
2019-07-04v4l: xilinx: tpg: Dynamically modify TPG output formatVishal Sagar
2019-07-04v4l: xilinx: m2m: Use crop parameters set on output portSatish Kumar Nagireddy
2019-07-04v4l: xilinx: m2m: Add S_SELECTION and G_SELECTION ioctlsSatish Kumar Nagireddy
2019-07-04v4l: xilinx: scd: Use correct threshold valueSatish Kumar Nagireddy
2019-07-04v4l: xilinx: scd: Enable 10 bit formats support for memory based IPSatish Kumar Nagireddy
2019-07-04v4l: xilinx: vpss-csc: Use 10bit media bus codesSatish Kumar Nagireddy
2019-07-04v4l: xilinx: tpg: Use 10bit media bus codesSatish Kumar Nagireddy
2019-07-04v4l: xilinx: vpss-scaler: Use 10bit media bus codesSatish Kumar Nagireddy
2019-07-04v4l: xilinx: vip: Use correct media bus code for RGB 10bit formatSatish Kumar Nagireddy
2019-07-04v4l: xilinx: vip: Add scaling and padding factor for XY10Satish Kumar Nagireddy
2019-07-04v4l: xilinx: vip: Add YUV 10bit media bus formatsSatish Kumar Nagireddy
2019-07-04v4l: xilinx: scd: Fix video format configuration for YUV420Satish Kumar Nagireddy
2019-07-04v4l: xilinx: vpss-scaler: Make max width and height mandatory propertiesVishal Sagar
2019-07-04v4l: xilinx-vpss-csc: Make max width and height mandatory propertiesVishal Sagar
2019-07-04v4l: xilinx-gamma: Make max-width and max-height mandatory dt propertiesVishal Sagar
2019-07-04v4l: xilinx-demosaic: Make max width and height properties mandatoryVishal Sagar
2019-07-04media: xilinx: tpg: Add support for v8.0Vishal Sagar
2019-07-04v4l: xilinx: dma: Add YUV 12bit and 16bit format supportSatish Kumar Nagireddy
2019-07-04v4l: xilinx: multi-scaler: Set channel parameters to default valuesSuresh Gupta
2019-07-04v4l: xilinx: multi-scaler: Fix precedence errorSuresh Gupta
2019-07-04v4l: xilinx-demosaic: Add support for 10,12,16 bpc RAW and RGB bus formatsVishal Sagar
2019-07-04v4l: xilinx: xcsi2rxss: Add support for RAW16 formatVishal Sagar
2019-07-04v4l: xilinx: vip: Add 12 and 16 bpc RAW and RGB color formatsVishal Sagar
2019-07-04v4l: xilinx: dma: Add s_ctrl ioctl for low latency captureSatish Kumar Nagireddy
2019-07-04media: xilinx: m2m: Xilinx M2M composite video frameworkSuresh Gupta