aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk/sunxi-ng/ccu-sun50i-h6.c
AgeCommit message (Expand)Author
2018-11-05clk: sunxi-ng: h6: Set video PLLs limitsJernej Skrabec
2018-11-05clk: sunxi-ng: sun50i: h6: Fix MMC clock mux widthJagan Teki
2018-09-05clk: sunxi-ng: sun50i: h6: Add 2x fixed post-divider to MMC module clocksIcenowy Zheng
2018-08-27clk: sunxi-ng: h6: fix PWM gate/reset offsetRongyi Chen
2018-08-27clk: sunxi-ng: h6: fix bus clocks' divider positionIcenowy Zheng
2018-03-21clk: sunxi-ng: add missing hdmi-slow clock for H6 CCUIcenowy Zheng
2018-03-18clk: sunxi-ng: add support for the Allwinner H6 CCUIcenowy Zheng