aboutsummaryrefslogtreecommitdiffstats
path: root/recipes-bsp
diff options
context:
space:
mode:
authorC.R. Guo <chunrong.guo@nxp.com>2018-03-21 16:32:53 +0800
committerOtavio Salvador <otavio@ossystems.com.br>2018-04-02 10:30:13 -0300
commit93749c54fdc30e46335a795c6a4b7ec2603aa70d (patch)
treeb90cb3cd839ac57bc2dd33d648b51261138353ef /recipes-bsp
parent60b33fb6f8e55f32fb638411ba08470855191768 (diff)
downloadmeta-freescale-93749c54fdc30e46335a795c6a4b7ec2603aa70d.tar.gz
meta-freescale-93749c54fdc30e46335a795c6a4b7ec2603aa70d.tar.bz2
meta-freescale-93749c54fdc30e46335a795c6a4b7ec2603aa70d.zip
rcw: update to
*include the following changes: baa4117 - ls1021aqds: Fix building error for rcw_1200_lpuart.rcw 6be6b63 - LS2088: Add ls2088aqds RCW configuration files 2d595c7 - LS2088: Add ls2088ardb RCW configuration files 3e2a166 - LS2088: Add ls2088asi and ls2088ardb_rev1.1 RCW configuration files 4a24ae1 - GEN3: STOP PBI command support fd9ba65 - ls1012: Update RCW field names to capital letters 7a77e65 - Parser update in rcw.py to parse all commands correctly a0509ab - ls1012a: Add ls1012aqds RCW configuration files 2fb781f - ls1012a: Add ls1012afrdm RCW configuration files 789fe36 - ls1012a: Add ls1012a2g5rdb RCW configuration files d99ea1e - ls1012a: Add ls1012ardb RCW configuration files d7b599b - ls1088aqds: Add LS1088AQDS RCW configuration files ad9a5e0 - ls1088ardb: Add LS1088ARDB RCW configuration files 7c47f30 - Add support of Gen3 family SoCs 0aca1b3 - ls1046a: add the PCIe ERRATA A-008851 ef1380f - ls1046a: modify the comments for PCIe ERRATA A-10477 6d2fb95 - T2080: add workaround of errata A-008851 dd2703d - Ls1043a: add workaround for pcie errata A-009859 2a3af68 - ls1021a: add workaround for pcie erratum A-007997 and A-007815 0016a4d - LS1043ardb: Change value of boot Hold-off to 1 for secure boot 1dc888a - ls1021a: qspi_boot: Update u-boot address according to DASH memory mapping 0fc4e54 - SECURE_BOOT: Update u-boot hdr address as per DASH memory map 7e0d447 - ls1046ardb: increase FMan and platform frequency bb0b497 - ls1021a: Fix QSPI endian issue for QSPI boot on LS1021A boards 5933d84 - ls1043a: Fix QSPI endian issue for QSPI boot on LS1043AQDS 29795c2 - ls1046a: fix PBI of changing QSPI endianness 3d44b7c - ls1043ardb: adds a RCW with GIC 4K supported 12eed09 - ls1043a: Add PBI of changing GIC offset to 4K feb2eb8 - Add a tclsh script to swap the rcw endian. 6b06c8b - ls1046aqds: Add RCW for ls1046aqds board 5a78426 - ls1046ardb: Add RCW for ls1046ardb board a1368d1 - arm: ls1021a: add the core frequency to 1.2GHZ support 3ccb308 - t2080rdb: update SRDS2PLL2CR1 to 0x08004100 for errata A-007186 e7e5eef - Update license to BSD f57329a - update End-User License Agreement 4e64170 - ls1043aqds: revise the description of SERDES1 Protocol 0x3358 d0a2fc3 - ls1043aqds: add SATA support under QSPI boot 3825e4a - ls1021a/ls1043a: byte_swap: should 8 byte alignment 13a13e5 - ls1021a: remove the unnecessary PBI 3b93f86 - ls1043aqds: Clear SerDes RxBoost on lane D 893fff9 - LS1043a-RDB: Add RCW files for UEFI bootloader f34fb1b - ls1043ardb: SECURE_BOOT- RCW added ef46e48 - qe-tdm: add qe-tdm support on ls1043ardb b337f1a - ls1043ardb: Add RCW for ls1043ardb board f9207c5 - ls1043aqds: Add RCW for ls1043aqds board *update md5 checksum Signed-off-by: Chunrong Guo <chunrong.guo@nxp.com> Signed-off-by: Otavio Salvador <otavio@ossystems.com.br>
Diffstat (limited to 'recipes-bsp')
-rw-r--r--recipes-bsp/rcw/rcw_git.bb4
1 files changed, 2 insertions, 2 deletions
diff --git a/recipes-bsp/rcw/rcw_git.bb b/recipes-bsp/rcw/rcw_git.bb
index 8ebbfd78..01653b34 100644
--- a/recipes-bsp/rcw/rcw_git.bb
+++ b/recipes-bsp/rcw/rcw_git.bb
@@ -1,14 +1,14 @@
SUMMARY = "Reset Configuration Word"
DESCRIPTION = "Reset Configuration Word - hardware boot-time parameters for the QorIQ targets"
LICENSE = "BSD"
-LIC_FILES_CHKSUM = "file://LICENSE;md5=be7e0b2ce5a7a1f4f25a6d82cec1f47d"
+LIC_FILES_CHKSUM = "file://LICENSE;md5=45a017ee5f4cfe64b1cddf2eb06cffc7"
DEPENDS += "change-file-endianess-native tcl-native"
inherit deploy siteinfo
SRC_URI = "git://source.codeaurora.org/external/qoriq/qoriq-components/rcw;nobranch=1"
-SRCREV = "cbd5e66fcb850e821c8632578410ceba5733a49e"
+SRCREV = "baa4117294631db9e6ac2baa03ed5bdb793d7a81"
S = "${WORKDIR}/git"