blob: 9e0694b19b5bb0b1f7ce4e93c80b5ad29ba488f1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
|
From d9498f89bf0c4ca9e2244b93d97ea5cc15109d46 Mon Sep 17 00:00:00 2001
From: Roman Li <Roman.Li@amd.com>
Date: Mon, 19 Jun 2017 16:50:39 -0400
Subject: [PATCH 0530/4131] drm/amd/display: fix non-dcn compilation
Signed-off-by: Roman Li <Roman.Li@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
---
drivers/gpu/drm/amd/display/dc/core/dc.c | 5 ++++-
1 file changed, 4 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/display/dc/core/dc.c b/drivers/gpu/drm/amd/display/dc/core/dc.c
index a4cc6ea..18fde50 100644
--- a/drivers/gpu/drm/amd/display/dc/core/dc.c
+++ b/drivers/gpu/drm/amd/display/dc/core/dc.c
@@ -970,8 +970,11 @@ bool dc_post_update_surfaces_to_stream(struct dc *dc)
}
/* 3rd param should be true, temp w/a for RV*/
+#if defined(CONFIG_DRM_AMD_DC_DCN1_0)
core_dc->hwss.set_bandwidth(core_dc, context, core_dc->ctx->dce_version != DCN_VERSION_1_0);
-
+#else
+ core_dc->hwss.set_bandwidth(core_dc, context, true);
+#endif
return true;
}
--
2.7.4
|
