aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amdfalconx86/recipes-kernel/linux/files/0951-drm-amd-powerplay-fix-mclk-in-high-clock-for-baffin.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amdfalconx86/recipes-kernel/linux/files/0951-drm-amd-powerplay-fix-mclk-in-high-clock-for-baffin.patch')
-rw-r--r--meta-amdfalconx86/recipes-kernel/linux/files/0951-drm-amd-powerplay-fix-mclk-in-high-clock-for-baffin.patch47
1 files changed, 0 insertions, 47 deletions
diff --git a/meta-amdfalconx86/recipes-kernel/linux/files/0951-drm-amd-powerplay-fix-mclk-in-high-clock-for-baffin.patch b/meta-amdfalconx86/recipes-kernel/linux/files/0951-drm-amd-powerplay-fix-mclk-in-high-clock-for-baffin.patch
deleted file mode 100644
index 80b87aa1..00000000
--- a/meta-amdfalconx86/recipes-kernel/linux/files/0951-drm-amd-powerplay-fix-mclk-in-high-clock-for-baffin.patch
+++ /dev/null
@@ -1,47 +0,0 @@
-From 9f3c3aa72a1f153d672aa9415778933abe30aee6 Mon Sep 17 00:00:00 2001
-From: Rex Zhu <Rex.Zhu@amd.com>
-Date: Tue, 15 Mar 2016 14:39:12 +0800
-Subject: [PATCH 0951/1110] drm/amd/powerplay: fix mclk in high clock for
- baffin
-
-Signed-off-by: Rex Zhu <Rex.Zhu@amd.com>
-Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
----
- drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c | 10 ++++------
- 1 file changed, 4 insertions(+), 6 deletions(-)
-
-diff --git a/drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c b/drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c
-index ac40599..d08f739 100644
---- a/drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c
-+++ b/drivers/gpu/drm/amd/powerplay/hwmgr/polaris10_hwmgr.c
-@@ -1377,13 +1377,14 @@ static int polaris10_populate_all_memory_levels(struct pp_hwmgr *hwmgr)
- result = polaris10_populate_single_memory_level(hwmgr,
- dpm_table->mclk_table.dpm_levels[i].value,
- &levels[i]);
-+ if (i == dpm_table->mclk_table.count - 1) {
-+ levels[i].DisplayWatermark = PPSMC_DISPLAY_WATERMARK_HIGH;
-+ levels[i].EnabledForActivity = 1;
-+ }
- if (result)
- return result;
- }
-
-- /* Only enable level 0 for now. */
-- levels[0].EnabledForActivity = 1;
--
- /* in order to prevent MC activity from stutter mode to push DPM up.
- * the UVD change complements this by putting the MCLK in
- * a higher state by default such that we are not effected by
-@@ -1396,9 +1397,6 @@ static int polaris10_populate_all_memory_levels(struct pp_hwmgr *hwmgr)
- (uint8_t)dpm_table->mclk_table.count;
- data->dpm_level_enable_mask.mclk_dpm_enable_mask =
- phm_get_dpm_level_enable_mask_value(&dpm_table->mclk_table);
-- /* set highest level watermark to high */
-- levels[dpm_table->mclk_table.count - 1].DisplayWatermark =
-- PPSMC_DISPLAY_WATERMARK_HIGH;
-
- /* level count will send to smc once at init smc table and never change */
- result = polaris10_copy_bytes_to_smc(hwmgr->smumgr, array, (uint8_t *)levels,
---
-2.7.4
-