aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3746-drm-amdgpu-init-UMC-RSMU-register-base-address.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3746-drm-amdgpu-init-UMC-RSMU-register-base-address.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3746-drm-amdgpu-init-UMC-RSMU-register-base-address.patch29
1 files changed, 29 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3746-drm-amdgpu-init-UMC-RSMU-register-base-address.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3746-drm-amdgpu-init-UMC-RSMU-register-base-address.patch
new file mode 100644
index 00000000..59fa2ca8
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3746-drm-amdgpu-init-UMC-RSMU-register-base-address.patch
@@ -0,0 +1,29 @@
+From 6b936a3600c9365173fa189ebee8715c84746e56 Mon Sep 17 00:00:00 2001
+From: Hawking Zhang <Hawking.Zhang@amd.com>
+Date: Tue, 3 Sep 2019 03:19:31 +0800
+Subject: [PATCH 3746/4256] drm/amdgpu: init UMC & RSMU register base address
+
+UMC RAS feature requires access to UMC & RSMU registers
+
+Signed-off-by: Hawking Zhang <Hawking.Zhang@amd.com>
+Reviewed-by: Tao Zhou <tao.zhou1@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/arct_reg_init.c | 2 ++
+ 1 file changed, 2 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/arct_reg_init.c b/drivers/gpu/drm/amd/amdgpu/arct_reg_init.c
+index 4853899b1824..e62609d5126b 100644
+--- a/drivers/gpu/drm/amd/amdgpu/arct_reg_init.c
++++ b/drivers/gpu/drm/amd/amdgpu/arct_reg_init.c
+@@ -52,6 +52,8 @@ int arct_reg_base_init(struct amdgpu_device *adev)
+ adev->reg_offset[SDMA7_HWIP][i] = (uint32_t *)(&(SDMA7_BASE.instance[i]));
+ adev->reg_offset[SMUIO_HWIP][i] = (uint32_t *)(&(SMUIO_BASE.instance[i]));
+ adev->reg_offset[THM_HWIP][i] = (uint32_t *)(&(THM_BASE.instance[i]));
++ adev->reg_offset[UMC_HWIP][i] = (uint32_t *)(&(UMC_BASE.instance[i]));
++ adev->reg_offset[RSMU_HWIP][i] = (uint32_t *)(&(RSMU_BASE.instance[i]));
+ }
+ return 0;
+ }
+--
+2.17.1
+