aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3603-drm-amd-powerplay-enable-jpeg-powergating-for-navi1x.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3603-drm-amd-powerplay-enable-jpeg-powergating-for-navi1x.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3603-drm-amd-powerplay-enable-jpeg-powergating-for-navi1x.patch31
1 files changed, 31 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3603-drm-amd-powerplay-enable-jpeg-powergating-for-navi1x.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3603-drm-amd-powerplay-enable-jpeg-powergating-for-navi1x.patch
new file mode 100644
index 00000000..cf58c873
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3603-drm-amd-powerplay-enable-jpeg-powergating-for-navi1x.patch
@@ -0,0 +1,31 @@
+From df12932c07a694b428c8a9f098dc8e5cc0b3d809 Mon Sep 17 00:00:00 2001
+From: Xiaojie Yuan <xiaojie.yuan@amd.com>
+Date: Tue, 27 Aug 2019 14:26:08 +0800
+Subject: [PATCH 3603/4256] drm/amd/powerplay: enable jpeg powergating for
+ navi1x
+
+jpeg pg depends on vcn pg
+
+Signed-off-by: Xiaojie Yuan <xiaojie.yuan@amd.com>
+Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/powerplay/navi10_ppt.c | 3 ++-
+ 1 file changed, 2 insertions(+), 1 deletion(-)
+
+diff --git a/drivers/gpu/drm/amd/powerplay/navi10_ppt.c b/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
+index 462c98f212ee..72ac3ca59983 100644
+--- a/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
++++ b/drivers/gpu/drm/amd/powerplay/navi10_ppt.c
+@@ -368,7 +368,8 @@ navi10_get_allowed_feature_mask(struct smu_context *smu,
+ *(uint64_t *)feature_mask |= FEATURE_MASK(FEATURE_ATHUB_PG_BIT);
+
+ if (smu->adev->pg_flags & AMD_PG_SUPPORT_VCN)
+- *(uint64_t *)feature_mask |= FEATURE_MASK(FEATURE_VCN_PG_BIT);
++ *(uint64_t *)feature_mask |= FEATURE_MASK(FEATURE_VCN_PG_BIT)
++ | FEATURE_MASK(FEATURE_JPEG_PG_BIT);
+
+ /* disable DPM UCLK and DS SOCCLK on navi10 A0 secure board */
+ if (is_asic_secure(smu)) {
+--
+2.17.1
+