aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3379-drm-amdgpu-fix-no-interrupt-issue-for-renoir-emu.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3379-drm-amdgpu-fix-no-interrupt-issue-for-renoir-emu.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3379-drm-amdgpu-fix-no-interrupt-issue-for-renoir-emu.patch35
1 files changed, 35 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3379-drm-amdgpu-fix-no-interrupt-issue-for-renoir-emu.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3379-drm-amdgpu-fix-no-interrupt-issue-for-renoir-emu.patch
new file mode 100644
index 00000000..2be910c2
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3379-drm-amdgpu-fix-no-interrupt-issue-for-renoir-emu.patch
@@ -0,0 +1,35 @@
+From 29c18072e8ae9c152743b7f8e4184fe1e7298a48 Mon Sep 17 00:00:00 2001
+From: Aaron Liu <aaron.liu@amd.com>
+Date: Wed, 24 Jul 2019 13:53:17 -0500
+Subject: [PATCH 3379/4256] drm/amdgpu: fix no interrupt issue for renoir emu
+
+In renoir's ih model, there's a change in mmIH_CHICKEN
+register, that limits IH to use physical address directly.
+Those chicken bits need to be programmed first.
+
+Acked-by: Huang Rui <ray.huang@amd.com>
+Signed-off-by: Aaron Liu <aaron.liu@amd.com>
+Reviewed-by: Huang Rui <ray.huang@amd.com>
+Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com>
+Acked-by: Alex Deucher <alexander.deucher@amd.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/vega10_ih.c | 2 +-
+ 1 file changed, 1 insertion(+), 1 deletion(-)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/vega10_ih.c b/drivers/gpu/drm/amd/amdgpu/vega10_ih.c
+index a55525abb73c..f19268aea38d 100644
+--- a/drivers/gpu/drm/amd/amdgpu/vega10_ih.c
++++ b/drivers/gpu/drm/amd/amdgpu/vega10_ih.c
+@@ -245,7 +245,7 @@ static int vega10_ih_irq_init(struct amdgpu_device *adev)
+ WREG32_SOC15(OSSSYS, 0, mmIH_RB_CNTL, ih_rb_cntl);
+ }
+
+- if (adev->asic_type == CHIP_ARCTURUS &&
++ if ((adev->asic_type == CHIP_ARCTURUS || adev->asic_type == CHIP_RENOIR) &&
+ adev->firmware.load_type == AMDGPU_FW_LOAD_DIRECT) {
+ if (adev->irq.ih.use_bus_addr) {
+ ih_chicken = RREG32_SOC15(OSSSYS, 0, mmIH_CHICKEN);
+--
+2.17.1
+