aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3289-drm-amdgpu-correct-smu-rlc-handshake-enablement-bit.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3289-drm-amdgpu-correct-smu-rlc-handshake-enablement-bit.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3289-drm-amdgpu-correct-smu-rlc-handshake-enablement-bit.patch34
1 files changed, 34 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3289-drm-amdgpu-correct-smu-rlc-handshake-enablement-bit.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3289-drm-amdgpu-correct-smu-rlc-handshake-enablement-bit.patch
new file mode 100644
index 00000000..e859678f
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3289-drm-amdgpu-correct-smu-rlc-handshake-enablement-bit.patch
@@ -0,0 +1,34 @@
+From a561c0210a9bfc449d0b63f9bd828dc396a03958 Mon Sep 17 00:00:00 2001
+From: Jack Xiao <Jack.Xiao@amd.com>
+Date: Mon, 15 Jul 2019 05:12:21 +0800
+Subject: [PATCH 3289/4256] drm/amdgpu: correct smu rlc handshake enablement
+ bit
+
+Correct the enablement bit of SMU RLC handshake.
+
+Signed-off-by: Jack Xiao <Jack.Xiao@amd.com>
+Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c | 4 ++--
+ 1 file changed, 2 insertions(+), 2 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
+index 4a0c55f3d848..beee75df22a0 100644
+--- a/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
++++ b/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
+@@ -1775,9 +1775,9 @@ static void gfx_v10_0_rlc_smu_handshake_cntl(struct amdgpu_device *adev,
+ * hence no handshake between SMU & RLC
+ * GFXOFF will be disabled
+ */
+- rlc_pg_cntl |= 0x80000;
++ rlc_pg_cntl |= 0x800000;
+ } else
+- rlc_pg_cntl &= ~0x80000;
++ rlc_pg_cntl &= ~0x800000;
+ WREG32_SOC15(GC, 0, mmRLC_PG_CNTL, rlc_pg_cntl);
+ }
+
+--
+2.17.1
+