aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3113-drm-amdgpu-use-VCN-firmware-offset-for-cache-window.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3113-drm-amdgpu-use-VCN-firmware-offset-for-cache-window.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3113-drm-amdgpu-use-VCN-firmware-offset-for-cache-window.patch35
1 files changed, 35 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3113-drm-amdgpu-use-VCN-firmware-offset-for-cache-window.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3113-drm-amdgpu-use-VCN-firmware-offset-for-cache-window.patch
new file mode 100644
index 00000000..22f33bfd
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3113-drm-amdgpu-use-VCN-firmware-offset-for-cache-window.patch
@@ -0,0 +1,35 @@
+From f4da538be90988a0aa63fb4746a6de7b881f6159 Mon Sep 17 00:00:00 2001
+From: James Zhu <James.Zhu@amd.com>
+Date: Tue, 23 Jul 2019 16:45:19 -0400
+Subject: [PATCH 3113/4256] drm/amdgpu: use VCN firmware offset for cache
+ window
+
+Since we are using the signed FW now, and also using PSP firmware loading,
+but it's still potential to break driver when loading FW directly
+instead of PSP, so we should add offset.
+
+Signed-off-by: James Zhu <James.Zhu@amd.com>
+Reviewed-by: Leo Liu <leo.liu@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c | 3 ---
+ 1 file changed, 3 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c b/drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c
+index ef8bb67844be..0c84dbc6a62d 100644
+--- a/drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c
++++ b/drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c
+@@ -396,11 +396,8 @@ static void vcn_v2_5_mc_resume(struct amdgpu_device *adev)
+ WREG32_SOC15(UVD, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,
+ upper_32_bits(adev->vcn.inst[i].gpu_addr));
+ offset = size;
+- /* No signed header for now from firmware
+ WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET0,
+ AMDGPU_UVD_FIRMWARE_OFFSET >> 3);
+- */
+- WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_OFFSET0, 0);
+ }
+ WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE0, size);
+
+--
+2.17.1
+