aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3054-drm-amd-display-Remove-second-initialization-of-pp_s.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3054-drm-amd-display-Remove-second-initialization-of-pp_s.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3054-drm-amd-display-Remove-second-initialization-of-pp_s.patch35
1 files changed, 35 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3054-drm-amd-display-Remove-second-initialization-of-pp_s.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3054-drm-amd-display-Remove-second-initialization-of-pp_s.patch
new file mode 100644
index 00000000..2a410db0
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3054-drm-amd-display-Remove-second-initialization-of-pp_s.patch
@@ -0,0 +1,35 @@
+From 47ec76f175b71d3b9ded126e4ae9b0ad6ac7ed1d Mon Sep 17 00:00:00 2001
+From: Alvin Lee <alvin.lee2@amd.com>
+Date: Fri, 21 Jun 2019 17:58:41 -0400
+Subject: [PATCH 3054/4256] drm/amd/display: Remove second initialization of
+ pp_smu
+
+[why]
+We initialize pp_smu twice
+
+[how]
+Remove second initialization of pp_smu
+
+Signed-off-by: Alvin Lee <alvin.lee2@amd.com>
+Reviewed-by: Jaehyun Chung <Jaehyun.Chung@amd.com>
+Acked-by: Leo Li <sunpeng.li@amd.com>
+---
+ drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/dcn20_clk_mgr.c | 2 --
+ 1 file changed, 2 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/dcn20_clk_mgr.c b/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/dcn20_clk_mgr.c
+index 4842c91771d8..e9a7a7af11df 100644
+--- a/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/dcn20_clk_mgr.c
++++ b/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/dcn20_clk_mgr.c
+@@ -346,8 +346,6 @@ void dcn20_clk_mgr_construct(
+
+ clk_mgr->base.dprefclk_khz = 700000; // 700 MHz planned if VCO is 3.85 GHz, will be retrieved
+
+- clk_mgr->pp_smu = pp_smu;
+-
+ if (IS_FPGA_MAXIMUS_DC(ctx->dce_environment)) {
+ dcn2_funcs.update_clocks = dcn2_update_clocks_fpga;
+ clk_mgr->dentist_vco_freq_khz = 3850000;
+--
+2.17.1
+