aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3052-drm-amd-display-fix-not-calling-ppsmu-to-trigger-PME.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3052-drm-amd-display-fix-not-calling-ppsmu-to-trigger-PME.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3052-drm-amd-display-fix-not-calling-ppsmu-to-trigger-PME.patch36
1 files changed, 36 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3052-drm-amd-display-fix-not-calling-ppsmu-to-trigger-PME.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3052-drm-amd-display-fix-not-calling-ppsmu-to-trigger-PME.patch
new file mode 100644
index 00000000..a1d9fd77
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.19.8/3052-drm-amd-display-fix-not-calling-ppsmu-to-trigger-PME.patch
@@ -0,0 +1,36 @@
+From 111395239f9f23713ffab278444e9a81eb3754ee Mon Sep 17 00:00:00 2001
+From: Su Sung Chung <Su.Chung@amd.com>
+Date: Fri, 21 Jun 2019 16:14:36 -0400
+Subject: [PATCH 3052/4256] drm/amd/display: fix not calling ppsmu to trigger
+ PME
+
+[why]
+dcn20_clk_mgr_construct was not initializing pp_smu, and PME call gets
+filtered out by the null check
+
+[how]
+initialize pp_smu dcn20_clk_mgr_construct
+
+Signed-off-by: Su Sung Chung <Su.Chung@amd.com>
+Reviewed-by: Eric Yang <eric.yang2@amd.com>
+Acked-by: Leo Li <sunpeng.li@amd.com>
+---
+ drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/dcn20_clk_mgr.c | 2 ++
+ 1 file changed, 2 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/dcn20_clk_mgr.c b/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/dcn20_clk_mgr.c
+index e9a7a7af11df..4842c91771d8 100644
+--- a/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/dcn20_clk_mgr.c
++++ b/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/dcn20_clk_mgr.c
+@@ -346,6 +346,8 @@ void dcn20_clk_mgr_construct(
+
+ clk_mgr->base.dprefclk_khz = 700000; // 700 MHz planned if VCO is 3.85 GHz, will be retrieved
+
++ clk_mgr->pp_smu = pp_smu;
++
+ if (IS_FPGA_MAXIMUS_DC(ctx->dce_environment)) {
+ dcn2_funcs.update_clocks = dcn2_update_clocks_fpga;
+ clk_mgr->dentist_vco_freq_khz = 3850000;
+--
+2.17.1
+