aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1034-drm-amd-display-delete-dead-code.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1034-drm-amd-display-delete-dead-code.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1034-drm-amd-display-delete-dead-code.patch40
1 files changed, 40 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1034-drm-amd-display-delete-dead-code.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1034-drm-amd-display-delete-dead-code.patch
new file mode 100644
index 00000000..23d3dd08
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/1034-drm-amd-display-delete-dead-code.patch
@@ -0,0 +1,40 @@
+From 99b2797a1a0c3a37aa55b65d81c9b6f59e23d590 Mon Sep 17 00:00:00 2001
+From: Tony Cheng <tony.cheng@amd.com>
+Date: Mon, 28 Aug 2017 09:51:03 -0400
+Subject: [PATCH 1034/4131] drm/amd/display: delete dead code
+
+Change-Id: Ibd8124dd01e6d86f1614daaba7a32be0ce98ea01
+Signed-off-by: Tony Cheng <tony.cheng@amd.com>
+Reviewed-by: Yongqiang Sun <yongqiang.sun@amd.com>
+Acked-by: Harry Wentland <Harry.Wentland@amd.com>
+---
+ drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c | 6 +++---
+ 1 file changed, 3 insertions(+), 3 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c b/drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c
+index ee1b76c..1b0f647 100644
+--- a/drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c
++++ b/drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c
+@@ -1312,8 +1312,9 @@ void dcn_bw_notify_pplib_of_wm_ranges(struct dc *dc)
+ {
+ struct pp_smu_funcs_rv *pp = dc->res_pool->pp_smu;
+ struct pp_smu_wm_range_sets ranges = {0};
+- int max_fclk_khz, nom_fclk_khz, min_fclk_khz, max_dcfclk_khz,
+- nom_dcfclk_khz, mid_fclk_khz, min_dcfclk_khz, socclk_khz;
++ int max_fclk_khz, nom_fclk_khz, mid_fclk_khz, min_fclk_khz;
++ int max_dcfclk_khz, min_dcfclk_khz;
++ int socclk_khz;
+ const int overdrive = 5000000; /* 5 GHz to cover Overdrive */
+ unsigned factor = (ddr4_dram_factor_single_Channel * dc->dcn_soc->number_of_channels);
+
+@@ -1326,7 +1327,6 @@ void dcn_bw_notify_pplib_of_wm_ranges(struct dc *dc)
+ mid_fclk_khz = dc->dcn_soc->fabric_and_dram_bandwidth_vmid0p72 * 1000000 / factor;
+ min_fclk_khz = dc->dcn_soc->fabric_and_dram_bandwidth_vmin0p65 * 1000000 / 32;
+ max_dcfclk_khz = dc->dcn_soc->dcfclkv_max0p9 * 1000;
+- nom_dcfclk_khz = dc->dcn_soc->dcfclkv_nom0p8 * 1000;
+ min_dcfclk_khz = dc->dcn_soc->dcfclkv_min0p65 * 1000;
+ socclk_khz = dc->dcn_soc->socclk * 1000;
+ kernel_fpu_end();
+--
+2.7.4
+