aboutsummaryrefslogtreecommitdiffstats
path: root/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/0598-drm-amd-display-dal1.1-hwseq-prog-update.patch
diff options
context:
space:
mode:
Diffstat (limited to 'meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/0598-drm-amd-display-dal1.1-hwseq-prog-update.patch')
-rw-r--r--meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/0598-drm-amd-display-dal1.1-hwseq-prog-update.patch42
1 files changed, 42 insertions, 0 deletions
diff --git a/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/0598-drm-amd-display-dal1.1-hwseq-prog-update.patch b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/0598-drm-amd-display-dal1.1-hwseq-prog-update.patch
new file mode 100644
index 00000000..29a5927e
--- /dev/null
+++ b/meta-amd-bsp/recipes-kernel/linux/linux-yocto-4.14.71/0598-drm-amd-display-dal1.1-hwseq-prog-update.patch
@@ -0,0 +1,42 @@
+From 34c34f3a83f8834ee27a6156e28e3220a61abf30 Mon Sep 17 00:00:00 2001
+From: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
+Date: Fri, 7 Jul 2017 11:24:13 -0400
+Subject: [PATCH 0598/4131] drm/amd/display: dal1.1 hwseq prog update
+
+Signed-off-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
+Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
+Acked-by: Harry Wentland <Harry.Wentland@amd.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c | 12 ++++--------
+ 1 file changed, 4 insertions(+), 8 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c
+index 223bb79..4c39bf0 100644
+--- a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c
++++ b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c
+@@ -64,17 +64,13 @@ static void enable_dppclk(
+ plane_id,
+ dppclk_div);
+
+- if (dppclk_div) {
+- /* 1/2 DISPCLK*/
++ if (hws->shifts->DPPCLK_RATE_CONTROL)
+ REG_UPDATE_2(DPP_CONTROL[plane_id],
+- DPPCLK_RATE_CONTROL, 1,
++ DPPCLK_RATE_CONTROL, dppclk_div,
+ DPP_CLOCK_ENABLE, 1);
+- } else {
+- /* DISPCLK */
+- REG_UPDATE_2(DPP_CONTROL[plane_id],
+- DPPCLK_RATE_CONTROL, 0,
++ else
++ REG_UPDATE(DPP_CONTROL[plane_id],
+ DPP_CLOCK_ENABLE, 1);
+- }
+ }
+
+ static void enable_power_gating_plane(
+--
+2.7.4
+