aboutsummaryrefslogtreecommitdiffstats
path: root/common/recipes-kernel/linux/linux-yocto-4.19.8/1613-drm-amdgpu-change-Vega-IH-ring-1-config.patch
diff options
context:
space:
mode:
Diffstat (limited to 'common/recipes-kernel/linux/linux-yocto-4.19.8/1613-drm-amdgpu-change-Vega-IH-ring-1-config.patch')
-rw-r--r--common/recipes-kernel/linux/linux-yocto-4.19.8/1613-drm-amdgpu-change-Vega-IH-ring-1-config.patch35
1 files changed, 35 insertions, 0 deletions
diff --git a/common/recipes-kernel/linux/linux-yocto-4.19.8/1613-drm-amdgpu-change-Vega-IH-ring-1-config.patch b/common/recipes-kernel/linux/linux-yocto-4.19.8/1613-drm-amdgpu-change-Vega-IH-ring-1-config.patch
new file mode 100644
index 00000000..e9eaeda3
--- /dev/null
+++ b/common/recipes-kernel/linux/linux-yocto-4.19.8/1613-drm-amdgpu-change-Vega-IH-ring-1-config.patch
@@ -0,0 +1,35 @@
+From 533352096c6822013e1cafb983f930f2ed5a003b Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Christian=20K=C3=B6nig?= <christian.koenig@amd.com>
+Date: Wed, 27 Feb 2019 14:54:23 +0100
+Subject: [PATCH 1613/2940] drm/amdgpu: change Vega IH ring 1 config
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+Disable overflow and enable full drain. This makes fault handling on ring 1
+much more reliable since we don't generate back pressure any more.
+
+Signed-off-by: Christian König <christian.koenig@amd.com>
+Acked-by: Chunming Zhou <david1.zhou@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/vega10_ih.c | 4 ++++
+ 1 file changed, 4 insertions(+)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/vega10_ih.c b/drivers/gpu/drm/amd/amdgpu/vega10_ih.c
+index 6d1f804277f8..d4a3cc413af8 100644
+--- a/drivers/gpu/drm/amd/amdgpu/vega10_ih.c
++++ b/drivers/gpu/drm/amd/amdgpu/vega10_ih.c
+@@ -203,6 +203,10 @@ static int vega10_ih_irq_init(struct amdgpu_device *adev)
+
+ ih_rb_cntl = RREG32_SOC15(OSSSYS, 0, mmIH_RB_CNTL_RING1);
+ ih_rb_cntl = vega10_ih_rb_cntl(ih, ih_rb_cntl);
++ ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL,
++ WPTR_OVERFLOW_ENABLE, 0);
++ ih_rb_cntl = REG_SET_FIELD(ih_rb_cntl, IH_RB_CNTL,
++ RB_FULL_DRAIN_ENABLE, 1);
+ WREG32_SOC15(OSSSYS, 0, mmIH_RB_CNTL_RING1, ih_rb_cntl);
+
+ /* set rptr, wptr to 0 */
+--
+2.17.1
+