aboutsummaryrefslogtreecommitdiffstats
path: root/common/recipes-kernel/linux/linux-yocto-4.19.8/1025-drm-amd-display-add-dsclk-to-pipe-bw-struct.patch
diff options
context:
space:
mode:
Diffstat (limited to 'common/recipes-kernel/linux/linux-yocto-4.19.8/1025-drm-amd-display-add-dsclk-to-pipe-bw-struct.patch')
-rw-r--r--common/recipes-kernel/linux/linux-yocto-4.19.8/1025-drm-amd-display-add-dsclk-to-pipe-bw-struct.patch51
1 files changed, 51 insertions, 0 deletions
diff --git a/common/recipes-kernel/linux/linux-yocto-4.19.8/1025-drm-amd-display-add-dsclk-to-pipe-bw-struct.patch b/common/recipes-kernel/linux/linux-yocto-4.19.8/1025-drm-amd-display-add-dsclk-to-pipe-bw-struct.patch
new file mode 100644
index 00000000..bdca5f24
--- /dev/null
+++ b/common/recipes-kernel/linux/linux-yocto-4.19.8/1025-drm-amd-display-add-dsclk-to-pipe-bw-struct.patch
@@ -0,0 +1,51 @@
+From 06aedd9b4de93900b05a9d24647d3dee17b3cdd2 Mon Sep 17 00:00:00 2001
+From: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
+Date: Tue, 18 Sep 2018 14:24:05 -0400
+Subject: [PATCH 1025/2940] drm/amd/display: add dsclk to pipe bw struct
+
+This will allow us to program dscclk to required value
+
+Signed-off-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
+Reviewed-by: Eric Bernstein <Eric.Bernstein@amd.com>
+Acked-by: Leo Li <sunpeng.li@amd.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c | 2 +-
+ drivers/gpu/drm/amd/display/dc/inc/core_types.h | 7 +------
+ 2 files changed, 2 insertions(+), 7 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c
+index c096375bc059..3630b111988e 100644
+--- a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c
++++ b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c
+@@ -2047,7 +2047,7 @@ void update_dchubp_dpp(
+ dc->res_pool->dccg->funcs->update_dpp_dto(
+ dc->res_pool->dccg,
+ dpp->inst,
+- pipe_ctx->plane_res.bw.calc.dppclk_khz);
++ pipe_ctx->plane_res.bw.dppclk_khz);
+ else
+ dc->res_pool->clk_mgr->clks.dppclk_khz = should_divided_by_2 ?
+ dc->res_pool->clk_mgr->clks.dispclk_khz / 2 :
+diff --git a/drivers/gpu/drm/amd/display/dc/inc/core_types.h b/drivers/gpu/drm/amd/display/dc/inc/core_types.h
+index a41444caa78b..1666adf01fb5 100644
+--- a/drivers/gpu/drm/amd/display/dc/inc/core_types.h
++++ b/drivers/gpu/drm/amd/display/dc/inc/core_types.h
+@@ -180,13 +180,8 @@ struct resource_pool {
+ const struct resource_caps *res_cap;
+ };
+
+-struct dcn_fe_clocks {
+- int dppclk_khz;
+-};
+-
+ struct dcn_fe_bandwidth {
+- struct dcn_fe_clocks calc;
+- struct dcn_fe_clocks cur;
++ int dppclk_khz;
+ };
+
+ struct stream_resource {
+--
+2.17.1
+