aboutsummaryrefslogtreecommitdiffstats
path: root/common/recipes-kernel/linux/linux-yocto-4.19.8/0520-drm-amdgpu-vcn-Update-SPG-mode-VCN-memory-control.patch
diff options
context:
space:
mode:
Diffstat (limited to 'common/recipes-kernel/linux/linux-yocto-4.19.8/0520-drm-amdgpu-vcn-Update-SPG-mode-VCN-memory-control.patch')
-rw-r--r--common/recipes-kernel/linux/linux-yocto-4.19.8/0520-drm-amdgpu-vcn-Update-SPG-mode-VCN-memory-control.patch41
1 files changed, 41 insertions, 0 deletions
diff --git a/common/recipes-kernel/linux/linux-yocto-4.19.8/0520-drm-amdgpu-vcn-Update-SPG-mode-VCN-memory-control.patch b/common/recipes-kernel/linux/linux-yocto-4.19.8/0520-drm-amdgpu-vcn-Update-SPG-mode-VCN-memory-control.patch
new file mode 100644
index 00000000..8c2ab0bd
--- /dev/null
+++ b/common/recipes-kernel/linux/linux-yocto-4.19.8/0520-drm-amdgpu-vcn-Update-SPG-mode-VCN-memory-control.patch
@@ -0,0 +1,41 @@
+From 21006ee8e8c10c73f61387bd2218f7fcfd941770 Mon Sep 17 00:00:00 2001
+From: James Zhu <James.Zhu@amd.com>
+Date: Tue, 9 Oct 2018 16:40:56 -0400
+Subject: [PATCH 0520/2940] drm/amdgpu/vcn:Update SPG mode VCN memory control
+
+Update Static Power Gate mode VCN memory control
+
+Signed-off-by: James Zhu <James.Zhu@amd.com>
+Acked-by: Leo Liu <leo.liu@amd.com>
+Acked-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c | 13 ++++++-------
+ 1 file changed, 6 insertions(+), 7 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c b/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c
+index 624a255cffa3..73301a9dc37d 100644
+--- a/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c
++++ b/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c
+@@ -787,13 +787,12 @@ static int vcn_v1_0_start_spg_mode(struct amdgpu_device *adev)
+ mdelay(5);
+
+ /* initialize VCN memory controller */
+- WREG32_SOC15(UVD, 0, mmUVD_LMI_CTRL,
+- (0x40 << UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT) |
+- UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |
+- UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |
+- UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK |
+- UVD_LMI_CTRL__REQ_MODE_MASK |
+- 0x00100000L);
++ tmp = RREG32_SOC15(UVD, 0, mmUVD_LMI_CTRL);
++ WREG32_SOC15(UVD, 0, mmUVD_LMI_CTRL, tmp |
++ UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |
++ UVD_LMI_CTRL__MASK_MC_URGENT_MASK |
++ UVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |
++ UVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK);
+
+ #ifdef __BIG_ENDIAN
+ /* swap (8 in 32) RB and IB */
+--
+2.17.1
+