aboutsummaryrefslogtreecommitdiffstats
path: root/common/recipes-kernel/linux/linux-yocto-4.14.71/5098-drm-amdgpu-enable-system-interrupt-for-jrbc.patch
diff options
context:
space:
mode:
Diffstat (limited to 'common/recipes-kernel/linux/linux-yocto-4.14.71/5098-drm-amdgpu-enable-system-interrupt-for-jrbc.patch')
-rw-r--r--common/recipes-kernel/linux/linux-yocto-4.14.71/5098-drm-amdgpu-enable-system-interrupt-for-jrbc.patch42
1 files changed, 42 insertions, 0 deletions
diff --git a/common/recipes-kernel/linux/linux-yocto-4.14.71/5098-drm-amdgpu-enable-system-interrupt-for-jrbc.patch b/common/recipes-kernel/linux/linux-yocto-4.14.71/5098-drm-amdgpu-enable-system-interrupt-for-jrbc.patch
new file mode 100644
index 00000000..45fe2594
--- /dev/null
+++ b/common/recipes-kernel/linux/linux-yocto-4.14.71/5098-drm-amdgpu-enable-system-interrupt-for-jrbc.patch
@@ -0,0 +1,42 @@
+From 90b12e4e2fae259d1954c03628768a7ffcd2c211 Mon Sep 17 00:00:00 2001
+From: Boyuan Zhang <boyuan.zhang@amd.com>
+Date: Wed, 18 Jul 2018 16:25:42 -0400
+Subject: [PATCH 5098/5725] drm/amdgpu: enable system interrupt for jrbc
+
+Enable system interrupt for jrbc during engine starting time.
+
+Signed-off-by: Boyuan Zhang <boyuan.zhang@amd.com>
+Acked-by: Leo Liu <leo.liu at amd.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c | 7 ++++++-
+ 1 file changed, 6 insertions(+), 1 deletion(-)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c b/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c
+index 284b99d..a45dcd8 100644
+--- a/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c
++++ b/drivers/gpu/drm/amd/amdgpu/vcn_v1_0.c
+@@ -724,6 +724,11 @@ static int vcn_v1_0_start(struct amdgpu_device *adev)
+ (UVD_MASTINT_EN__VCPU_EN_MASK|UVD_MASTINT_EN__SYS_EN_MASK),
+ ~(UVD_MASTINT_EN__VCPU_EN_MASK|UVD_MASTINT_EN__SYS_EN_MASK));
+
++ /* enable system interrupt for JRBC, TODO: move to set interrupt*/
++ WREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_SYS_INT_EN),
++ UVD_SYS_INT_EN__UVD_JRBC_EN_MASK,
++ ~UVD_SYS_INT_EN__UVD_JRBC_EN_MASK);
++
+ /* clear the bit 4 of VCN_STATUS */
+ WREG32_P(SOC15_REG_OFFSET(UVD, 0, mmUVD_STATUS), 0,
+ ~(2 << UVD_STATUS__VCPU_REPORT__SHIFT));
+@@ -1802,7 +1807,7 @@ static const struct amdgpu_irq_src_funcs vcn_v1_0_irq_funcs = {
+
+ static void vcn_v1_0_set_irq_funcs(struct amdgpu_device *adev)
+ {
+- adev->vcn.irq.num_types = adev->vcn.num_enc_rings + 1;
++ adev->vcn.irq.num_types = adev->vcn.num_enc_rings + 2;
+ adev->vcn.irq.funcs = &vcn_v1_0_irq_funcs;
+ }
+
+--
+2.7.4
+