aboutsummaryrefslogtreecommitdiffstats
path: root/common/recipes-kernel/linux/linux-yocto-4.14.71/1241-drm-amdkfd-Fix-Gfx9-AQL-MQD-initialization.patch
diff options
context:
space:
mode:
Diffstat (limited to 'common/recipes-kernel/linux/linux-yocto-4.14.71/1241-drm-amdkfd-Fix-Gfx9-AQL-MQD-initialization.patch')
-rw-r--r--common/recipes-kernel/linux/linux-yocto-4.14.71/1241-drm-amdkfd-Fix-Gfx9-AQL-MQD-initialization.patch34
1 files changed, 34 insertions, 0 deletions
diff --git a/common/recipes-kernel/linux/linux-yocto-4.14.71/1241-drm-amdkfd-Fix-Gfx9-AQL-MQD-initialization.patch b/common/recipes-kernel/linux/linux-yocto-4.14.71/1241-drm-amdkfd-Fix-Gfx9-AQL-MQD-initialization.patch
new file mode 100644
index 00000000..8c54470a
--- /dev/null
+++ b/common/recipes-kernel/linux/linux-yocto-4.14.71/1241-drm-amdkfd-Fix-Gfx9-AQL-MQD-initialization.patch
@@ -0,0 +1,34 @@
+From 5886c4dbdde92191a881ea36d3d12dd8bc32d8af Mon Sep 17 00:00:00 2001
+From: Jay Cornwall <Jay.Cornwall@amd.com>
+Date: Wed, 22 Feb 2017 11:04:50 -0600
+Subject: [PATCH 1241/4131] drm/amdkfd: Fix Gfx9 AQL MQD initialization
+
+CP_HQD_AQL_CONTROL.CONTROL0_EN should not be set in the initial
+MQD state. Doing so can cause intermittent failures in barrier
+packet processing.
+
+Clear CP_HQD_AQL_CONTROL.CONTROL0_EN in the initial MQD state.
+
+Signed-off-by: Jay Cornwall <Jay.Cornwall@amd.com>
+Reviewed-by: Felix Kuehling <Felix.Kuehling@amd.com>
+---
+ drivers/gpu/drm/amd/amdkfd/kfd_mqd_manager_v9.c | 3 +--
+ 1 file changed, 1 insertion(+), 2 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/amdkfd/kfd_mqd_manager_v9.c b/drivers/gpu/drm/amd/amdkfd/kfd_mqd_manager_v9.c
+index 3caeb6e..c80691e 100644
+--- a/drivers/gpu/drm/amd/amdkfd/kfd_mqd_manager_v9.c
++++ b/drivers/gpu/drm/amd/amdkfd/kfd_mqd_manager_v9.c
+@@ -148,8 +148,7 @@ static int init_mqd(struct mqd_manager *mm, void **mqd,
+
+ if (q->format == KFD_QUEUE_FORMAT_AQL) {
+ m->cp_hqd_aql_control =
+- 1 << CP_HQD_AQL_CONTROL__CONTROL0__SHIFT |
+- 1 << CP_HQD_AQL_CONTROL__CONTROL0_EN__SHIFT;
++ 1 << CP_HQD_AQL_CONTROL__CONTROL0__SHIFT;
+ }
+
+ if (q->tba_addr) {
+--
+2.7.4
+