aboutsummaryrefslogtreecommitdiffstats
path: root/common/recipes-kernel/linux/linux-yocto-4.14.71/0894-drm-amd-amdgpu-Tidy-up-gfx_v9_0_enable_gfx_dynamic_m.patch
diff options
context:
space:
mode:
Diffstat (limited to 'common/recipes-kernel/linux/linux-yocto-4.14.71/0894-drm-amd-amdgpu-Tidy-up-gfx_v9_0_enable_gfx_dynamic_m.patch')
-rw-r--r--common/recipes-kernel/linux/linux-yocto-4.14.71/0894-drm-amd-amdgpu-Tidy-up-gfx_v9_0_enable_gfx_dynamic_m.patch33
1 files changed, 33 insertions, 0 deletions
diff --git a/common/recipes-kernel/linux/linux-yocto-4.14.71/0894-drm-amd-amdgpu-Tidy-up-gfx_v9_0_enable_gfx_dynamic_m.patch b/common/recipes-kernel/linux/linux-yocto-4.14.71/0894-drm-amd-amdgpu-Tidy-up-gfx_v9_0_enable_gfx_dynamic_m.patch
new file mode 100644
index 00000000..9022fdcb
--- /dev/null
+++ b/common/recipes-kernel/linux/linux-yocto-4.14.71/0894-drm-amd-amdgpu-Tidy-up-gfx_v9_0_enable_gfx_dynamic_m.patch
@@ -0,0 +1,33 @@
+From 4acc44a2e4faa3020d56060b5e35533166128790 Mon Sep 17 00:00:00 2001
+From: Tom St Denis <tom.stdenis@amd.com>
+Date: Thu, 31 Aug 2017 09:31:23 -0400
+Subject: [PATCH 0894/4131] drm/amd/amdgpu: Tidy up
+ gfx_v9_0_enable_gfx_dynamic_mg_power_gating()
+
+Signed-off-by: Tom St Denis <tom.stdenis@amd.com>
+Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 7 +++----
+ 1 file changed, 3 insertions(+), 4 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
+index c195f00..2b7baaf 100644
+--- a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
++++ b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
+@@ -1926,10 +1926,9 @@ static void gfx_v9_0_enable_gfx_dynamic_mg_power_gating(struct amdgpu_device *ad
+ uint32_t data, default_data;
+
+ default_data = data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL));
+- if (enable == true)
+- data |= RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK;
+- else
+- data &= ~RLC_PG_CNTL__DYN_PER_CU_PG_ENABLE_MASK;
++ data = REG_SET_FIELD(data, RLC_PG_CNTL,
++ DYN_PER_CU_PG_ENABLE,
++ enable ? 1 : 0);
+ if(default_data != data)
+ WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL), data);
+ }
+--
+2.7.4
+