aboutsummaryrefslogtreecommitdiffstats
path: root/common/recipes-kernel/linux/linux-yocto-4.14.71/0238-drm-amd-display-Fix-warnings-in-DC.patch
diff options
context:
space:
mode:
Diffstat (limited to 'common/recipes-kernel/linux/linux-yocto-4.14.71/0238-drm-amd-display-Fix-warnings-in-DC.patch')
-rw-r--r--common/recipes-kernel/linux/linux-yocto-4.14.71/0238-drm-amd-display-Fix-warnings-in-DC.patch76
1 files changed, 76 insertions, 0 deletions
diff --git a/common/recipes-kernel/linux/linux-yocto-4.14.71/0238-drm-amd-display-Fix-warnings-in-DC.patch b/common/recipes-kernel/linux/linux-yocto-4.14.71/0238-drm-amd-display-Fix-warnings-in-DC.patch
new file mode 100644
index 00000000..cb8bb78f
--- /dev/null
+++ b/common/recipes-kernel/linux/linux-yocto-4.14.71/0238-drm-amd-display-Fix-warnings-in-DC.patch
@@ -0,0 +1,76 @@
+From 301797fabdacc342b53dc56815d0a0bf7f0b3f57 Mon Sep 17 00:00:00 2001
+From: Harry Wentland <harry.wentland@amd.com>
+Date: Fri, 24 Feb 2017 11:31:23 -0500
+Subject: [PATCH 0238/4131] drm/amd/display: Fix warnings in DC
+
+Signed-off-by: Harry Wentland <harry.wentland@amd.com>
+Acked-by: Harry Wentland <Harry.Wentland@amd.com>
+Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/display/dc/core/dc.c | 2 --
+ drivers/gpu/drm/amd/display/dc/core/dc_surface.c | 2 +-
+ drivers/gpu/drm/amd/display/dc/dce/dce_abm.c | 1 -
+ drivers/gpu/drm/amd/display/dc/dce110/dce110_timing_generator_v.c | 1 -
+ 4 files changed, 1 insertion(+), 5 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/display/dc/core/dc.c b/drivers/gpu/drm/amd/display/dc/core/dc.c
+index 6516c27..e0d9572 100644
+--- a/drivers/gpu/drm/amd/display/dc/core/dc.c
++++ b/drivers/gpu/drm/amd/display/dc/core/dc.c
+@@ -1068,7 +1068,6 @@ bool dc_pre_update_surfaces_to_stream(
+ int prev_disp_clk = core_dc->current_context->dispclk_khz;
+ struct dc_stream_status *stream_status = NULL;
+ struct validate_context *context;
+- struct validate_context *temp_context;
+ bool ret = true;
+
+ pre_surface_trace(dc, new_surfaces, new_surface_count);
+@@ -1425,7 +1424,6 @@ void dc_update_surfaces_for_stream(struct dc *dc,
+ if (update_type == UPDATE_TYPE_FULL) {
+ for (j = 0; j < context->res_ctx.pool->pipe_count; j++) {
+ struct pipe_ctx *pipe_ctx = &context->res_ctx.pipe_ctx[j];
+- struct core_stream *stream = pipe_ctx->stream;
+
+ if (pipe_ctx->surface != surface)
+ continue;
+diff --git a/drivers/gpu/drm/amd/display/dc/core/dc_surface.c b/drivers/gpu/drm/amd/display/dc/core/dc_surface.c
+index 21fedd4..943895f 100644
+--- a/drivers/gpu/drm/amd/display/dc/core/dc_surface.c
++++ b/drivers/gpu/drm/amd/display/dc/core/dc_surface.c
+@@ -121,7 +121,7 @@ const struct dc_surface_status *dc_surface_get_status(
+ const struct dc_surface *dc_surface)
+ {
+ struct dc_surface_status *surface_status;
+- struct core_surface *core_surface = DC_SURFACE_TO_CORE(dc_surface);;
++ struct core_surface *core_surface = DC_SURFACE_TO_CORE(dc_surface);
+ struct core_dc *core_dc;
+ int i;
+
+diff --git a/drivers/gpu/drm/amd/display/dc/dce/dce_abm.c b/drivers/gpu/drm/amd/display/dc/dce/dce_abm.c
+index 7005ebb..45a3079c 100644
+--- a/drivers/gpu/drm/amd/display/dc/dce/dce_abm.c
++++ b/drivers/gpu/drm/amd/display/dc/dce/dce_abm.c
+@@ -292,7 +292,6 @@ static void dce_abm_init(struct abm *abm)
+ static bool dce_abm_set_level(struct abm *abm, uint32_t level)
+ {
+ struct dce_abm *abm_dce = TO_DCE_ABM(abm);
+- struct dc_context *ctx = abm_dce->base.ctx;
+
+ REG_WAIT(MASTER_COMM_CNTL_REG, MASTER_COMM_INTERRUPT, 0,
+ 100, 800);
+diff --git a/drivers/gpu/drm/amd/display/dc/dce110/dce110_timing_generator_v.c b/drivers/gpu/drm/amd/display/dc/dce110/dce110_timing_generator_v.c
+index 682a3de..c95b694 100644
+--- a/drivers/gpu/drm/amd/display/dc/dce110/dce110_timing_generator_v.c
++++ b/drivers/gpu/drm/amd/display/dc/dce110/dce110_timing_generator_v.c
+@@ -74,7 +74,6 @@ static bool dce110_timing_generator_v_disable_crtc(struct timing_generator *tg)
+
+ static void dce110_timing_generator_v_blank_crtc(struct timing_generator *tg)
+ {
+- struct dce110_timing_generator *tg110 = DCE110TG_FROM_TG(tg);
+ uint32_t addr = mmCRTCV_BLANK_CONTROL;
+ uint32_t value = dm_read_reg(tg->ctx, addr);
+
+--
+2.7.4
+