aboutsummaryrefslogtreecommitdiffstats
path: root/common/recipes-kernel/linux/linux-amd/0048-drm-radeon-add-Mullins-dpm-support.patch
diff options
context:
space:
mode:
Diffstat (limited to 'common/recipes-kernel/linux/linux-amd/0048-drm-radeon-add-Mullins-dpm-support.patch')
-rw-r--r--common/recipes-kernel/linux/linux-amd/0048-drm-radeon-add-Mullins-dpm-support.patch124
1 files changed, 124 insertions, 0 deletions
diff --git a/common/recipes-kernel/linux/linux-amd/0048-drm-radeon-add-Mullins-dpm-support.patch b/common/recipes-kernel/linux/linux-amd/0048-drm-radeon-add-Mullins-dpm-support.patch
new file mode 100644
index 00000000..d88379fc
--- /dev/null
+++ b/common/recipes-kernel/linux/linux-amd/0048-drm-radeon-add-Mullins-dpm-support.patch
@@ -0,0 +1,124 @@
+From fda91cd04f482af13757925b2778ad4a21d99685 Mon Sep 17 00:00:00 2001
+From: Drew Moseley <drew_moseley@mentor.com>
+Date: Sat, 5 Jul 2014 16:47:01 -0400
+Subject: [PATCH 48/60] drm/radeon: add Mullins dpm support.
+
+Generic dpm support similar to Kabini. Mullins specific features
+will be worked on later.
+
+Signed-off-by: Samuel Li <samuel.li@amd.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/radeon/kv_dpm.c | 20 ++++++++++----------
+ drivers/gpu/drm/radeon/radeon_pm.c | 1 +
+ 2 files changed, 11 insertions(+), 10 deletions(-)
+
+diff --git a/drivers/gpu/drm/radeon/kv_dpm.c b/drivers/gpu/drm/radeon/kv_dpm.c
+index a100b23..2f5979d 100644
+--- a/drivers/gpu/drm/radeon/kv_dpm.c
++++ b/drivers/gpu/drm/radeon/kv_dpm.c
+@@ -639,7 +639,7 @@ static int kv_force_lowest_valid(struct radeon_device *rdev)
+
+ static int kv_unforce_levels(struct radeon_device *rdev)
+ {
+- if (rdev->family == CHIP_KABINI)
++ if (rdev->family == CHIP_KABINI || rdev->family == CHIP_MULLINS)
+ return kv_notify_message_to_smu(rdev, PPSMC_MSG_NoForcedLevel);
+ else
+ return kv_set_enabled_levels(rdev);
+@@ -1625,7 +1625,7 @@ static void kv_dpm_powergate_acp(struct radeon_device *rdev, bool gate)
+ if (pi->acp_power_gated == gate)
+ return;
+
+- if (rdev->family == CHIP_KABINI)
++ if (rdev->family == CHIP_KABINI || rdev->family == CHIP_MULLINS)
+ return;
+
+ pi->acp_power_gated = gate;
+@@ -1799,7 +1799,7 @@ int kv_dpm_set_power_state(struct radeon_device *rdev)
+ }
+ }
+
+- if (rdev->family == CHIP_KABINI) {
++ if (rdev->family == CHIP_KABINI || rdev->family == CHIP_MULLINS) {
+ if (pi->enable_dpm) {
+ kv_set_valid_clock_range(rdev, new_ps);
+ kv_update_dfs_bypass_settings(rdev, new_ps);
+@@ -1880,7 +1880,7 @@ void kv_dpm_reset_asic(struct radeon_device *rdev)
+ {
+ struct kv_power_info *pi = kv_get_pi(rdev);
+
+- if (rdev->family == CHIP_KABINI) {
++ if (rdev->family == CHIP_KABINI || rdev->family == CHIP_MULLINS) {
+ kv_force_lowest_valid(rdev);
+ kv_init_graphics_levels(rdev);
+ kv_program_bootup_state(rdev);
+@@ -1959,7 +1959,7 @@ static int kv_force_dpm_highest(struct radeon_device *rdev)
+ break;
+ }
+
+- if (rdev->family == CHIP_KABINI)
++ if (rdev->family == CHIP_KABINI || rdev->family == CHIP_MULLINS)
+ return kv_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_DPM_ForceState, i);
+ else
+ return kv_set_enabled_level(rdev, i);
+@@ -1979,7 +1979,7 @@ static int kv_force_dpm_lowest(struct radeon_device *rdev)
+ break;
+ }
+
+- if (rdev->family == CHIP_KABINI)
++ if (rdev->family == CHIP_KABINI || rdev->family == CHIP_MULLINS)
+ return kv_send_msg_to_smc_with_parameter(rdev, PPSMC_MSG_DPM_ForceState, i);
+ else
+ return kv_set_enabled_level(rdev, i);
+@@ -2136,7 +2136,7 @@ static void kv_apply_state_adjust_rules(struct radeon_device *rdev,
+ else
+ pi->battery_state = false;
+
+- if (rdev->family == CHIP_KABINI) {
++ if (rdev->family == CHIP_KABINI || rdev->family == CHIP_MULLINS) {
+ ps->dpm0_pg_nb_ps_lo = 0x1;
+ ps->dpm0_pg_nb_ps_hi = 0x0;
+ ps->dpmx_nb_ps_lo = 0x1;
+@@ -2197,7 +2197,7 @@ static int kv_calculate_nbps_level_settings(struct radeon_device *rdev)
+ if (pi->lowest_valid > pi->highest_valid)
+ return -EINVAL;
+
+- if (rdev->family == CHIP_KABINI) {
++ if (rdev->family == CHIP_KABINI || rdev->family == CHIP_MULLINS) {
+ for (i = pi->lowest_valid; i <= pi->highest_valid; i++) {
+ pi->graphics_level[i].GnbSlow = 1;
+ pi->graphics_level[i].ForceNbPs1 = 0;
+@@ -2342,7 +2342,7 @@ static void kv_program_nbps_index_settings(struct radeon_device *rdev,
+ struct kv_power_info *pi = kv_get_pi(rdev);
+ u32 nbdpmconfig1;
+
+- if (rdev->family == CHIP_KABINI)
++ if (rdev->family == CHIP_KABINI || rdev->family == CHIP_MULLINS)
+ return;
+
+ if (pi->sys_info.nb_dpm_enable) {
+@@ -2649,7 +2649,7 @@ int kv_dpm_init(struct radeon_device *rdev)
+
+ pi->sram_end = SMC_RAM_END;
+
+- if (rdev->family == CHIP_KABINI)
++ if (rdev->family == CHIP_KABINI || rdev->family == CHIP_MULLINS)
+ pi->high_voltage_t = 4001;
+
+ pi->enable_nb_dpm = true;
+diff --git a/drivers/gpu/drm/radeon/radeon_pm.c b/drivers/gpu/drm/radeon/radeon_pm.c
+index 5f3a536..e971ec3 100644
+--- a/drivers/gpu/drm/radeon/radeon_pm.c
++++ b/drivers/gpu/drm/radeon/radeon_pm.c
+@@ -1300,6 +1300,7 @@ int radeon_pm_init(struct radeon_device *rdev)
+ case CHIP_BONAIRE:
+ case CHIP_KABINI:
+ case CHIP_KAVERI:
++ case CHIP_MULLINS:
+ /* DPM requires the RLC, RV770+ dGPU requires SMC */
+ if (!rdev->rlc_fw)
+ rdev->pm.pm_method = PM_METHOD_PROFILE;
+--
+1.9.1
+