aboutsummaryrefslogtreecommitdiffstats
path: root/common/recipes-kernel/linux/files/0556-drm-amd-dal-expand-dc_services-struct-definition-for.patch
diff options
context:
space:
mode:
Diffstat (limited to 'common/recipes-kernel/linux/files/0556-drm-amd-dal-expand-dc_services-struct-definition-for.patch')
-rw-r--r--common/recipes-kernel/linux/files/0556-drm-amd-dal-expand-dc_services-struct-definition-for.patch56
1 files changed, 0 insertions, 56 deletions
diff --git a/common/recipes-kernel/linux/files/0556-drm-amd-dal-expand-dc_services-struct-definition-for.patch b/common/recipes-kernel/linux/files/0556-drm-amd-dal-expand-dc_services-struct-definition-for.patch
deleted file mode 100644
index 848bda16..00000000
--- a/common/recipes-kernel/linux/files/0556-drm-amd-dal-expand-dc_services-struct-definition-for.patch
+++ /dev/null
@@ -1,56 +0,0 @@
-From 441357226053fd14f5e81126ae1565069194a7ee Mon Sep 17 00:00:00 2001
-From: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
-Date: Tue, 1 Dec 2015 14:46:51 -0500
-Subject: [PATCH 0556/1110] drm/amd/dal: expand dc_services struct definition
- for notifying pplib of display config
-
-Signed-off-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
-Signed-off-by: Harry Wentland <harry.wentland@amd.com>
-Acked-by: Harry Wentland <harry.wentland@amd.com>
----
- drivers/gpu/drm/amd/dal/dc/dc_services.h | 22 +++++++++++++++++++++-
- 1 file changed, 21 insertions(+), 1 deletion(-)
-
-diff --git a/drivers/gpu/drm/amd/dal/dc/dc_services.h b/drivers/gpu/drm/amd/dal/dc/dc_services.h
-index 6290885..314ae58 100644
---- a/drivers/gpu/drm/amd/dal/dc/dc_services.h
-+++ b/drivers/gpu/drm/amd/dal/dc/dc_services.h
-@@ -37,7 +37,6 @@
- #include "irq_types.h"
- #include "dal_power_interface_types.h"
-
--
- /* if the pointer is not NULL, the allocated memory is zeroed */
- void *dc_service_alloc(struct dc_context *ctx, uint32_t size);
-
-@@ -93,6 +92,27 @@ struct dc_pp_display_configuration {
- bool cpu_cc6_disable; /* controls CPU CState switch ( on or off) */
- bool cpu_pstate_disable;
- uint32_t cpu_pstate_separation_time;
-+
-+ uint32_t max_displays;
-+ uint32_t active_displays;
-+
-+ /* 10khz steps */
-+ uint32_t min_memory_clock_khz;
-+ uint32_t min_engine_clock_khz;
-+ uint32_t min_engine_clock_deep_sleep_khz;
-+
-+ uint32_t avail_mclk_switch_time_us;
-+ uint32_t avail_mclk_switch_time_in_disp_active_us;
-+
-+ uint32_t disp_clk_khz;
-+
-+ bool all_displays_in_sync;
-+
-+ /*Controller Index of primary display - used in MCLK SMC switching hang
-+ * SW Workaround*/
-+ uint32_t crtc_index;
-+ /*htotal*1000/pixelclk - used in MCLK SMC switching hang SW Workaround*/
-+ uint32_t line_time_in_us;
- };
-
- enum dc_pp_clock_type {
---
-2.7.4
-