aboutsummaryrefslogtreecommitdiffstats
path: root/common/recipes-kernel/linux/files/0119-drm-amd-powerplay-fix-boolreturn.cocci-warnings.patch
diff options
context:
space:
mode:
Diffstat (limited to 'common/recipes-kernel/linux/files/0119-drm-amd-powerplay-fix-boolreturn.cocci-warnings.patch')
-rw-r--r--common/recipes-kernel/linux/files/0119-drm-amd-powerplay-fix-boolreturn.cocci-warnings.patch41
1 files changed, 41 insertions, 0 deletions
diff --git a/common/recipes-kernel/linux/files/0119-drm-amd-powerplay-fix-boolreturn.cocci-warnings.patch b/common/recipes-kernel/linux/files/0119-drm-amd-powerplay-fix-boolreturn.cocci-warnings.patch
new file mode 100644
index 00000000..10db476b
--- /dev/null
+++ b/common/recipes-kernel/linux/files/0119-drm-amd-powerplay-fix-boolreturn.cocci-warnings.patch
@@ -0,0 +1,41 @@
+From 1e30465fa34c7c003f906aed4dd4efd8722de611 Mon Sep 17 00:00:00 2001
+From: kbuild test robot <fengguang.wu@intel.com>
+Date: Fri, 4 Dec 2015 19:13:27 -0500
+Subject: [PATCH 0119/1110] drm/amd/powerplay: fix boolreturn.cocci warnings
+
+drivers/gpu/drm/amd/amdgpu/../powerplay/hwmgr/ppatomctrl.c:475:10-11: WARNING: return of 0/1 in function 'atomctrl_lookup_gpio_pin' with return type bool
+
+ Return statements in functions returning bool should use
+ true/false instead of 1/0.
+Generated by: scripts/coccinelle/misc/boolreturn.cocci
+
+CC: yanyang1 <young.yang@amd.com>
+Signed-off-by: Fengguang Wu <fengguang.wu@intel.com>
+Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
+---
+ drivers/gpu/drm/amd/powerplay/hwmgr/ppatomctrl.c | 4 ++--
+ 1 file changed, 2 insertions(+), 2 deletions(-)
+
+diff --git a/drivers/gpu/drm/amd/powerplay/hwmgr/ppatomctrl.c b/drivers/gpu/drm/amd/powerplay/hwmgr/ppatomctrl.c
+index ea87c90..2a83a4a 100644
+--- a/drivers/gpu/drm/amd/powerplay/hwmgr/ppatomctrl.c
++++ b/drivers/gpu/drm/amd/powerplay/hwmgr/ppatomctrl.c
+@@ -521,13 +521,13 @@ static bool atomctrl_lookup_gpio_pin(
+ pin_assignment->ucGpioPinBitShift;
+ gpio_pin_assignment->us_gpio_pin_aindex =
+ le16_to_cpu(pin_assignment->usGpioPin_AIndex);
+- return 0;
++ return false;
+ }
+
+ offset += offsetof(ATOM_GPIO_PIN_ASSIGNMENT, ucGPIO_ID) + 1;
+ }
+
+- return 1;
++ return true;
+ }
+
+ /**
+--
+2.7.4
+